

02/22/00
Jc759 U.S. PTO

02-23-00

A

mom

Please type a plus sign (+) inside this box → ☐

Approved for use through 09/30/00. OMB 0651-0032
Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

UTILITY PATENT APPLICATION TRANSMITTAL <i>(Only for new nonprovisional applications under 37 CFR 1.53(b))</i>	Attorney Docket No.	X-560 US
	First Named Inventor or Appl. Identifier	Carol A. Fields
	Title	System and Method for Assisting in the Development and Integration of Reusable Circuit Designs
	Express Mail Label No.	EH864833542US

APPLICATION ELEMENTS <i>See MPEP chapter 600 concerning utility patent application contents.</i>	ADDRESS TO: Assistant Commissioner for Patents Box Patent Application Washington, DC 20231
--	--

1. ☒ Fee Transmittal Form (e.g., PTO/SB/17)
(Submit an original, and a duplicate for fee processing)
2. ☒ Specification [Total Pages **20**]
(preferred arrangement set forth below)
 - Descriptive title of the Invention
 - Cross References to Related Applications
 - Statement Regarding Fed sponsored R & D
 - Reference to Microfiche Appendix
 - Background of the Invention
 - Brief Summary of the Invention
 - Brief Description of the Drawings (if filed)
 - Detailed Description
 - Claim(s)
3. ☒ Drawing(s) (35 USC 113) [Total Sheets **3**]
4. Oath or Declaration [Total Pages **2**]
 - a. ☒ Newly executed (original or copy)
 - b. ☐ Copy from a prior application (37 CFR 1.63(d))
(for continuation/divisional with Box 17 completed)
 - i. ☐ **[Note Box 5 below]**
DELETION OF INVENTOR(S)
Signed statement attached deleting inventor(s) named in the prior application, see 37 CFR 1.63(d)(2) and 1.33(b).
5. ☐ Incorporation By Reference (useable if Box 4b is checked)
The entire disclosure of the prior application, from which a copy of the oath or declaration is supplied under Box 4b, is considered as being part of the disclosure of the accompanying application and is hereby incorporated by reference therein.
6. ☐ Microfiche Computer Program (Appendix)
7. ☐ Nucleotide and/or Amino Acid Sequence Submission (if applicable, all necessary)
 - a. ☐ Computer Readable Copy
 - b. ☐ Paper Copy (identical to computer copy)
 - c. ☐ Statement verifying identity of above copies

ACCOMPANYING APPLICATION PARTS

8. ☒ Assignment Papers (cover sheet & document(s))
 9. ☐ 37 CFR 3.73(b) Statement (when there is an assignee) ☐ Power of Attorney
 10. ☐ English Translation Document (if applicable)
 11. ☐ Information Disclosure Statement (IDS)/PTO-1449 ☐ Copies of IDS Citations
 12. ☐ Preliminary Amendment
 13. ☒ Return Receipt Postcard (MPEP 503)
(Should be specifically itemized)
 14. ☐ *Small Entity Statement filed in prior application, Status still proper and desired (PTO/SB/09-12)
 15. ☐ Certified Copy of Priority Document(s) (if foreign priority is claimed)
 16. ☐ Other:
- * A new statement is required to be entitled to pay small entity fees, except where one has been filed in a prior application and is being relied upon

17. If a CONTINUING APPLICATION, check appropriate box and supply the requisite information below and in a preliminary amendment:

☐ Continuation ☐ Divisional ☐ Continuation-in-part (CIP) of prior application No: _____
Prior application information: Examiner _____ Group / Art Unit: _____

18. CORRESPONDENCE ADDRESS

☐ Customer Number or Bar Code Label (Insert Customer No. or Attach bar code label here) or ☒ Correspondence address below

Name	Edel M. Young				
	XILINX, INC.				
Address	2100 Logic Drive				
City	San Jose	State	California	Zip Code	95124
Country	US	Telephone	408-879-4969	Fax	408-377-6137

Name (print/Type)	Edel M. Young	Registration No. (Attorney/Agent)	32,451
Signature	<i>Edel M. Young</i>	Date	February 22, 2000

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Box Patent Application, Washington, DC 20231.

1 SYSTEM AND METHOD FOR ASSISTING IN THE DEVELOPMENT AND
2 INTEGRATION OF REUSABLE CIRCUIT DESIGNS

3 Carol A. Fields

4 Anthony D. Williams

5
6 FIELD OF THE INVENTION

7 The present invention generally relates to electronic
8 design tools, and more particularly to assisting in the
9 creation and usage of design modules that are amenable for
10 reuse in other designs.

11
12 BACKGROUND

13 Increasingly complex functions are being implemented in
14 ASIC and field programmable gate arrays (FPGAs) given recent
15 advances in silicon technology. Design trends are shifting
16 toward system-level integration in order to reduce the time-
17 to-market and reduce development costs.

18 System-level integration relies on reuse of previously
19 created designs, either from within an enterprise or from a
20 commercial provider. The engineering community sometimes
21 refers to these previously created designs as " design
22 modules" , " cores" or " IP" (intellectual property). As
23 on-chip processors and large functional blocks become
24 increasingly common, vendors are making complex design
25 modules available for general usage, and companies are
26 making modules for reuse within the respective
27 organizations. These design modules are then integrated
28 into larger systems by end-users.

29 For reusable design modules to be successful, they must
30 be easy to use. Design modules that are amenable to reuse
31 must be well documented, possess sufficient
32 parameterization, have an understandable structure, follow
33 certain coding guidelines, and be extensible for future
34 usage. Reusable design modules should also have a well-
35 planned and documented testbench. To varying degrees, many
36 commercial and internal design modules satisfy these

1 objectives. However, the process and tools used to create a
2 design module will often limit the ease and extent to which
3 the objectives can be satisfied.

4 A method that address the aforementioned problems, as
5 well as other related problems, is therefore desirable.

6
7 SUMMARY OF THE INVENTION

8 In various embodiments, the invention provides a method
9 and system for developing a reusable electronic circuit
10 design module and using the design module in a debug mode.
11 In one embodiment, the functional design elements comprising
12 a design module are entered into a database along with
13 documentation elements that describe the design elements.
14 The functional design elements are linked with selected ones
15 of the documentation elements in the database. A testbench
16 is simulated with the design module, and the generated
17 results are stored in a database and linked with the
18 functional design elements. By linking the design elements,
19 documentation, translation results, and simulation results,
20 the characteristics of the design module are easily
21 ascertained by a designer who is reusing the design module.

22 In another embodiment, a system includes a database, a
23 design inspector, a debugging-support module, and a
24 functional simulator. The database is arranged for storage
25 of the design elements and documentation elements, and the
26 design inspector is coupled to the database. The design
27 inspector links the functional design elements with
28 selected ones of the documentation elements. The
29 debugging-support module is coupled to the simulator and to
30 the database, and generates a netlist from the design
31 module, wherein the netlist is suitable for simulation.
32 The functional simulator is coupled to the debugging-
33 support module and simulates a testbench with the design
34 module, whereby simulation results are generated. The

1 simulation results are entered in the database by the
2 debugging-support module and thereafter linked with the
3 design elements.

4 The above summary of the present invention is not
5 intended to describe each disclosed embodiment of the
6 present invention. The figures and detailed description
7 that follow provide additional example embodiments and
8 aspects of the present invention.

9
10 BRIEF DESCRIPTION OF THE DRAWINGS

11 Various aspects and advantages of the invention will
12 become apparent upon review of the following detailed
13 description and upon reference to the drawings in which:

14 FIG. 1 is a block diagram of a system for creating
15 reusable design modules in accordance with one embodiment of
16 the invention;

17 FIG. 2 is a flowchart of an process for developing
18 reusable logic in accordance with one embodiment of the
19 invention; and

20 FIG. 3 is a flowchart of a process for integrating
21 reusable logic into a design in accordance with another
22 embodiment of the invention.

23
24 DETAILED DESCRIPTION

25 The present invention is believed to be applicable to
26 the process of creating reusable design modules for a
27 variety of electronic circuit technologies. An example
28 environment for creating design modules for field
29 programmable gate arrays (FPGAs) is used to describe the
30 various embodiments of the invention. While the present
31 invention is not so limited, an appreciation of the present
32 invention is presented by way of specific examples involving
33 FPGAs.

34 In accordance with various embodiments of the
35 invention, a design inspector tool works in conjunction with
36 a design entry tool to assist in creating design modules

1 that are easy to reuse. Specifically, the design inspector
2 processes a design module to determine whether there is
3 documentation that conforms to specified criteria and
4 whether the design module conforms to other specified design
5 rules. Where the design module fails to conform to the
6 specified criteria, a report is provided so that the
7 deficiency can be remedied. In addition, the design
8 elements that comprise the design module, the associated
9 documentation, translation results, and simulation results
10 are linked in a database to assist in understanding
11 particular aspects of the design in view of simulation
12 results.

13 The present invention supports two modes of operation.
14 The first mode is a design mode where the first instance of
15 a design module is created for reuse. The initial design
16 module may or may not be part of a fully operational system
17 or integrated with other modules. The second mode is an
18 integration mode where a reusable design module is
19 integrated with other design modules to create a netlist.
20 The netlist is translated and then simulated, wherein the
21 translation results and the simulation results are
22 correlated with the design modules and associated
23 documentation. After creating a physical implementation
24 from the netlist, the physical implementation is simulated,
25 and the simulation results are correlated with the design
26 modules and associated documentation. The final design, as
27 well as the design module as modified, can be saved in a
28 central depository for further reuse.

29 By inspecting for desired documentation and desired
30 design characteristics at appropriate stages and creating a
31 database of design modules, documentation, netlist, and
32 simulation results, easy-to-reuse design modules can be
33 created.

34 FIG. 1 is a block diagram of a system for creating
35 reusable design modules in accordance with one embodiment of
36 the invention. System 100 includes database 102, which ,

1 includes various design elements and associated
2 documentation elements. Design inspector 104, when
3 activated by the user, examines the design elements for
4 various predefined characteristics. For example, inspector
5 104 inspects for proper documentation, along with desirable
6 parameterization, security, revision control, hierarchical
7 arrangement, partitioning, and adherence to predetermined
8 design rules, all as embodied in logic within the design
9 inspector.

10 Design entry tool 106 is used to initially create a
11 design module, and in different embodiments may be an RTL
12 editor, state machine editor, or schematic capture tool, for
13 example. The user interacts with the various components via
14 user interface logic 108, and design inspector 104 can be
15 invoked either via design entry tool 106 or by the user via
16 user interface 108.

17 Database 102 is created by design entry tool 106 via
18 design inspector 104. Database 102 includes several design
19 elements 110 that comprise a design module. Associated with
20 the design elements are various documentation elements 112.
21 The documentation elements may include, among other items, a
22 datasheet, a functional block diagram, a state diagram,
23 descriptions of blocks, intended usage, parameters that can
24 be modified, effects of modifying parameters, expansion
25 effects, descriptions of input and output signals,
26 description of processing as well as other design
27 descriptive information.

28 Database 102 not only provides a mechanism to reference
29 documentation associated with various elements of a design,
30 but also provides a mechanism to correlate the design
31 elements and associated documentation with a netlist 114 and
32 physical implementation 116, along with the functional
33 simulation results 118 and physical simulation results 120.
34 Since a design module will undergo various translations,
35 e.g., synthesis, in progressing toward simulation, the
36 translation results are correlated with design elements and

1 associated documentation in order to facilitate debugging a
2 design. Thus, based on the simulation results, a designer
3 can easily reference design information and documentation
4 associated with the implementations.

5 When a designer is ready to begin testing and debugging
6 a design, a netlist 114 is created. The netlist, along with
7 a suitable testbench (not shown) is used to test the
8 functionality of the design. The testbench is stored in a
9 file which is correlated with the design elements. The
10 design is simulated for functional correctness using
11 functional simulator 122 and applying the testbench. Error
12 and warning messages are written to the database and
13 correlated with the design by debug support logic 124.
14 Example functional simulators include Modelsim from Model
15 Technology and VSS from Synopsys. The data resulting from
16 the simulation is written to functional simulation results
17 file 118.

18 In order to facilitate debugging, debugging support
19 logic 124 correlates the simulation results from functional
20 simulator 122 with design elements 110 and documentation
21 elements 112 from database 102. For example, if design
22 entry tool 106 is a state machine editor, errors are
23 correlated to possible state or state transitions containing
24 the error. For a schematic capture design entry tool, a
25 correlation of the error to the vicinity of the schematic
26 containing the error is provided. Correlation of simulation
27 results to design elements and documentation elements
28 enables display of the documentation via user interface 108.

29 Debugging support logic 124 tracks and correlates how
30 the design module is translated. For example, HDL design
31 constructs are traced from high-level design to design
32 elements. In schematic C, any changes made by a translation
33 tool are tracked.

34 After the errors discovered in the functional
35 simulation have been corrected, the design can be physically
36 implemented via implementation translators 128. Example

1 translators include DC2NCF, NGD2VHDL, and NGDZVER
2 translators from Xilinx. Physical implementation 116 is a
3 netlist, for example.
4 Physical simulator 126 runs a simulation using a predefined
5 testbench and interfaces with debugging support logic 124 to
6 log the physical simulation results 120. The physical
7 simulation results are also correlated with the design
8 elements and documentation of database 102. By tracking the
9 translation of the design elements from high level design
10 through translation to the physical implementation, the
11 constructs of the high-level design are correlated with
12 elements in the physical implementation. This correlation
13 is then used by debugging support logic 124 to correlate the
14 physical simulation results to the design and documentation
15 elements. In FPGA technology, the representation of the
16 design may differ from the implementation. Tracking the
17 changes as the design elements progress through the
18 translations and correlating the changes to the
19 documentation assists in reuse of a module.

20 FIG. 2 is a flowchart of a process for developing
21 reusable logic in accordance with one embodiment of the
22 invention. The process generally entails entering and then
23 inspecting a design module, modifying the design to correct
24 any deficiencies and then re-inspecting. The design module
25 is also inspected for a proper level of documentation. The
26 design elements that comprise the design module and
27 documentation elements that are associated with the design
28 elements are stored in a database for future reference. In
29 addition to the design module, a testbench is created for
30 use with the simulator. The testbench is also associated
31 with the design module for future use.

32 At step 202, a design module is created using a design
33 entry tool that is adapted to provide the functions of the
34 present invention. A design script is also created by the
35 designer. The design script contains the directives that
36 specify which tools to run, the order in which the tools are

1 to run, as well as options and environment variables for the
2 tools. The design script is stored in a separate file.

3 The design module and script file are inspected at step
4 204 for selected design characteristics. For example, the
5 characteristics may include desired parameterization,
6 adherence to specified design rules, and a suitable
7 hierarchical arrangement of the design. In addition, the
8 design inspector checks that all ranges are enumerated and
9 that there is a consistent number of multi-bit objects.

10 The design inspector is configured to enforce certain
11 design rules. For example, the rules may include a certain
12 number of spaces for indentation of the code, one statement
13 per line, a maximum of 72 characters/line, use of tabs for
14 tabular layout, no usage of abbreviations, capitalization
15 rules, usage of suffixes, reserved uppercase for constants,
16 usage of underscore character for separation of compound
17 words, no misuse of reserved words, usage of "_n" for
18 active low symbols, usage of "clk" prefix for clock
19 signals, usage of a common clock name for all derived and
20 synchronized clock signals, usage of symbolic names to
21 define states in a finite state machine, proper usage of
22 filename extensions for identification of file type, and
23 language specific design rules (e.g., process labels).

24 For a desired hierarchical arrangement, the design
25 inspector checks whether there are constants that can be
26 changed to variables defined at the top sub-module level,
27 and that there are no more than three levels of nesting. In
28 addition, the design inspector checks that names are
29 preserved across interfaces and hierarchical boundaries.
30 The design inspector may also be programmed to provide a
31 graphical representation of the present hierarchical
32 arrangement to assist in tracking, adding, and deleting sub-
33 modules.

34 Where the design module fails to conform to the
35 selected characteristics, a report is provided to the
36 designer at step 206. In response to the report by the

1 design inspector, the user may modify the design and then
2 re-inspect (step 208). The modify and re-inspect cycle may
3 be repeated as many times as required to achieve desired
4 design goals.

5 As part of the re-inspection, the design inspector
6 tracks which of the design elements are changed from the
7 prior inspection and reports which additional design
8 elements are dependent on such changes. For example,
9 changing the value of a constant causes the design inspector
10 to report all sub-modules which use the constant.

11 At step 210, the design inspector is invoked to check
12 that documentation has been entered for the design module
13 and that the documentation conforms to characteristics
14 imposed by the design inspector. At step 212, the
15 documentation can be entered and/or updated in response to
16 the report provided by the design inspector. Thereafter the
17 design modules can be re-inspected.

18 There are numerous types of documentation that may be
19 required. Examples include: copyright and confidentiality
20 notices, brief descriptions, revision numbers, past and
21 current authors, change histories, functionality
22 descriptions, descriptions of code structure, variable
23 definitions and side effects, enumeration of valid input
24 data ranges, identifications of parameters not intended to
25 be easily modified, and cross references to applicable
26 industry standards. In addition it may be desirable to
27 require documentation as to the implementation implications
28 of modifying various parameters. For example, expanding a
29 16x16 multiplier may cause the multiplier to wrap into
30 several columns of configurable logic blocks (CLBs) in a
31 field programmable gate array (FPGA).

32 Once the desired documentation has been entered, the
33 documentation elements and design elements that comprise
34 the design module are linked in a database. The database
35 provides easy future reference to the design and

1 documentation, such as when the design has been implemented
2 and has undergone several translation and simulation steps.

3 At step 216, a testbench is entered by the user using
4 conventional tools. The testbench will also be referred to
5 in this document as "simulation elements". Simulation
6 elements are similar to design elements except that they are
7 generated for the purpose of testing the functionality of
8 the design. The testbench is inspected at step 218 by the
9 design inspector, and at step 220, the characteristics of
10 the testbench are reported to the user. The testbench is
11 modified, as may be necessary, at step 222 and then re-
12 inspected. The modify/re-inspect step may be repeated as
13 necessary to correct any deficiencies.

14 At step 224, the documentation for the testbench is
15 created, and the testbench is re-inspected. Example
16 documentation for testbenches includes: documenting the
17 features included in the testbench, enumeration of
18 assumptions and omissions, description of an input sequence,
19 description of expected output behavior, and a description
20 of anticipated design flow. The elements that comprise the
21 testbench and the associated documentation are added to the
22 design database at step 226. Once the design and testbench
23 have been suitably structured and documented and added to
24 the database, the process is complete. The design module is
25 then in a form that is amenable to reuse.

26 FIG. 3 is a flowchart of a process for integrating
27 reusable logic into a design in accordance with another
28 embodiment of the invention. The process generally entails
29 integrating a design module, which was created in accordance
30 with the process of FIG. 2, with other design modules to
31 create a netlist. The resulting logic can then be
32 documented, structured, and inspected to create a design
33 module that can be saved for future integration with still
34 other design modules.

35 At step 302, the desired design module is retrieved
36 from a central depository. The central depository may be a

1 tree structure of files containing design modules,
2 associated documentation, and test benches. The
3 documentation elements and testbench associated with the
4 selected design module are retrieved at step 304.

5 The selected design module is modified at step 306 in a
6 manner that is suitable for integration with other design
7 modules. The nature of the modifications to the selected
8 design module is dependent on the function and interfaces of
9 the modules with which the selected module is being
10 integrated. The documentation elements and testbench are
11 also modified as may be necessary.

12 At step 308, the new design (selected design module as
13 integrated with other design modules) is translated into a
14 netlist. The netlist is then written to a file at step 310.
15 At step 312, the translation results are correlated with the
16 design elements, documentation elements, and testbench
17 elements of the central depository database. In order to
18 correlate elements of the netlist with the original design
19 elements, the elements generated during the translation
20 process are associated in a database with the respective
21 design elements from which they were generated.

22 The functional design is simulated at step 314, and the
23 simulation results are written to a file at step 316. At
24 step 318, the simulation results are correlated with the
25 design elements, documentation elements, and testbench
26 elements in the central depository database. The
27 correlation provides a mechanism for the designer to trace
28 particular portions of the simulation results back to the
29 original design elements and associated documentation. If
30 an error is discovered during functional simulation, the
31 offending design elements can be changed, saved, re-
32 implemented, and simulated as needed.

33 At step 320, the functional design is translated into a
34 physical design using conventional tools adapted to work in
35 conjunction with the present invention. The physical
36 implementation is written to a file at step 322, and the

1 physical translation results are correlated with the design
2 elements and documentation elements at step 324.

3 The following example illustrates the correlation of
4 design elements to physical translation results. The
5 following snippet of VHDL code is taken from a design that
6 implements a state machine.

```
7     constant IDLE_CNT    : INTEGER := 8;  
8     ...  
9  
10    when STABILIZATION_WAIT =>  
11    ISOLATE               <= TRUE;  
12    TIMER_TICK           <= CLK_1K;  
13    if (IDLE_DONE = TRUE) then  
14        NEXT_STATE <= LINK_WAIT;  
15    elseif (SCARRIER_PRESENT = TRUE) then  
16        NEXT_STATE <= VALID_START;  
17    else  
18        NEXT_STATE <= STABILIZATION_WAIT;  
19    endif;  
20    ...  
21    process (COUNT)  
22    begin  
23        if (COUNT < IDLE_CNT) then  
24            IDLE_DONE <= '0';  
25        else  
26            IDLE_DONE <= '1';  
27        end if;  
28    end process;  
29    ...
```

30 In documenting this portion of the design, the designer
31 creates documentation for the design element
32 STABILIZATION_WAIT indicating that a constant IDLE_CNT
33 controls the variable IDLE_DONE, which influences what the
34 transition to the LINK_WAIT state. Further documentation
35 that is associated with IDLE_DONE explains the usage of
36 IDLE_DONE and the implications of changing the constant
37 value.

38 The following snippet of code sets forth the physical
39 translation results that is generated from the VHDL set
40 forth above.

```
41     defparam \current_state(0)/G .INIT = 16'hECCC;  
42     X_LUT4 \current_state(0)/G (  
43         .ADR0 (un26_count_3),  
44         .ADR1 (current_state[6]),  
45         .ADR2 (current_state[0]),
```

```

1      .ADR3 (SCARRIER_PRESENT_c),
2      .O (\current_state[0]/GROM )
3  );
4  defparam \current_state(0)/F .INIT = 16'h0001;
5  X_LUT4 \current_state(0)/F (
6      .ADR0 (current_state[1]),
7      .ADR1 (current_state[6]),
8      .ADR2 (current_state[2]),
9      .ADR3 (current_state[0]),
10     .O (\current_state[0]/FROM )
11 );
12 X_BUF \current_state(0) /XUSED (
13     .I (\current_state[0]/FROM ),
14     .O (ISOLATE_iv)
15 );
16 X_FF \current_state(0)/FFY/ASYNC_FF (
17     .I (\current_state[0]/GROM ),
18     .CLK (RIC_CLK_c),
19     .CE (VCC),
20     .SET (GND),
21     .RST (\current_state[0]/FFY/ASYNC_FF_GSR_OR ),
22     .O (current_state[0])
23 );
24

```

It can be seen in the physical translation that the state STABILIZATION_WAIT has been renamed. Without correlation between the physical translation results and the functional design element, the designer would be left to determine which elements in the physical translation correspond to the elements in the design. In this example, current_state[0] corresponds to STABILIZATION_WAIT. To assist the designer during test and debug activities, STABILIZATION_WAIT is correlated with current_state[0] by the translators and debugging support logic. Thus, when performing physical simulation, results that reference current_state[0] can be traced by the designer to the state STABILIZATION_WAIT, which has linked documentation that references the constant IDLE_CNT.

The correlation of the physical translation results with the original design elements and documentation elements is especially helpful in the context of designs for programmable logic devices (PLDs). Example PLDs include field programmable gate arrays (FPGAs) that are available from Xilinx. The FPGA-based physical implementation of a

1 design may have little or no resemblance to the original
2 design module. Thus, it is beneficial to correlate elements
3 of the physical translation with the originating design
4 elements and associated documentation elements.

5 The physical implementation is simulated at step 326,
6 and the simulation results are written to a file at step
7 328. At step 330, the simulation results are correlated
8 with the design elements and documentation elements. If
9 redesign is necessary, the appropriate design elements can
10 be modified, and the process can be repeated beginning at
11 step 308.

12 At step, 332, the new design is subjected to the
13 process of FIG. 2. That is, the new design is processed by
14 the design inspector to determine whether the selected
15 design rules and documentation requirements have been
16 adhered to.

17 Accordingly, the present invention provides, among
18 other aspects, a system and method for creating reusable
19 design modules for electronic circuits. Other aspects and
20 embodiments of the present invention will be apparent to
21 those skilled in the art from consideration of the
22 specification and practice of the invention disclosed
23 herein. It is intended that the specification and
24 illustrated embodiments be considered as examples only, with
25 a true scope and spirit of the invention being indicated by
26 the following claims.

27

CLAIMS

What is claimed is:

1. A computer-implemented method for developing a reusable electronic circuit design module, wherein the design module is comprised of one or more functional design elements comprising the design module, comprising:

entering the functional design elements into a database;

entering documentation elements into the database;

linking the functional design elements with selected ones of the documentation elements;

simulating a testbench with the design module, whereby simulation results are generated;

storing the simulation results in the database; and

linking the simulation results with the functional design elements.

2. The method of claim 1, further comprising:

translating the functional design elements into a netlist; and

linking elements of the netlist with selected ones of the functional design elements.

3. The method of claim 2, further comprising:

translating the functional design elements into a physical implementation; and

linking elements of the physical implementation with selected ones of the functional design elements.

4. The method of claim 1, further comprising:

entering simulation elements in the database; and

linking the simulation elements to associated ones of the design elements.

5. The method of claim 4, further comprising:

1 entering documentation for a design script in the
2 database; and

3 linking the documentation of the design script to the
4 design elements comprising the design module.

5
6 6. The method of claim 4, further comprising:

7 entering documentation for the simulation elements in
8 the database; and

9 linking the documentation for the simulation elements
10 with associated ones of the simulation elements.

11
12 7. The method of claim 6, further comprising:

13 inspecting the functional design elements and
14 simulation elements for associated documentation; and

15 reporting documentation deficiencies in association
16 with the functional design elements and simulation design
17 elements.

18
19 8. The method of claim 1, further comprising:

20 inspecting the functional design elements for
21 associated documentation; and

22 reporting documentation deficiencies in association
23 with the functional design elements.

24
25 9. The method of claim 1, further comprising:

26 inspecting the functional design elements for
27 undesirable design characteristics; and

28 reporting the undesirable design characteristics found
29 in the functional design elements.

30
31 10. The method of claim 9, further comprising:

32 inspecting the functional design elements for
33 undesirable hierarchical characteristics; and

34 reporting discovered ones of the undesirable
35 hierarchical characteristics.

1 11. The method of claim 9, further comprising:
2 inspecting the functional design elements for adherence
3 to predefined design rules; and
4 reporting violations of the design rules.
5

6 12. The method of claim 11, further comprising providing
7 assistance in specifying the design rules for the functional
8 design elements.
9

10 13. The method of claim 9, further comprising:
11 monitoring changes made to the functional design
12 elements; and
13 indicating which of the functional design elements are
14 dependent on the changes.
15

16 14. The method of claim 1, further comprising:
17 translating the functional design elements into a
18 physical implementation; and
19 linking elements of the physical implementation with
20 selected ones of the functional design elements.
21

22 15. The method of claim 1, further comprising requiring
23 specification of parameters at a top level of a hierarchy of
24 the design module.
25

26 16. The method of claim 1, further comprising displaying
27 the functional design elements linked to errors in the
28 simulation results.
29

30 17. The method of claim 16, further comprising displaying
31 documentation elements associated with errors in the
32 simulation results.
33

34 18. An apparatus for developing a reusable electronic
35 circuit design module, wherein the design module is

1 comprised of one or more functional design elements
2 comprising the design module, comprising:
3 means for entering the functional design elements into
4 a database;
5 means for entering documentation elements into the
6 database;
7 means for linking the functional design elements with
8 selected ones of the documentation elements;
9 means for simulating a testbench with the design
10 module, whereby simulation results are generated;
11 means for storing the simulation results in the
12 database; and
13 means for linking the simulation results with the
14 functional design elements.

15
16 19. A system for developing a reusable electronic circuit
17 design module, wherein the design module is comprised of one
18 or more functional design elements comprising the design
19 module, comprising:

20 a database arranged for storage of the design elements
21 and documentation elements;

22 a design inspector coupled to the database, the design
23 inspector configured and arranged to link the functional
24 design elements with selected ones of the documentation
25 elements;

26 a debugging-support module coupled to the simulator and
27 to the database, the debugging-support module configured and
28 arranged to generate a netlist from the design module,
29 wherein the netlist is suitable for simulation;

30 a functional simulator coupled to the debugging-support
31 module, the simulator configured and arranged to simulate a
32 testbench with the design module, whereby simulation results
33 are generated; and

34 wherein the debugging-support module is further
35 configured and arranged to store the simulation results in

- 1 the database and link the simulation results with the
- 2 functional design elements.

1 SYSTEM AND METHOD FOR ASSISTING IN THE DEVELOPMENT AND
2 INTEGRATION OF REUSABLE CIRCUIT DESIGNS

3 Carol A. Fields

4 Anthony D. Williams

5
6 ABSTRACT

7 A system and method for developing a reusable
8 electronic circuit design module are presented in various
9 embodiments. In one embodiment, the functional design
10 elements comprising a design module are entered into a
11 database along with documentation elements that describe the
12 design elements. The functional design elements are linked
13 with selected ones of the documentation elements in the
14 database. A testbench is simulated with the design module,
15 and the generated results are stored in a database and
16 linked with the functional design elements. By linking the
17 simulation results, documentation, and design elements, the
18 characteristics of the design module are easily ascertained
19 by a designer who is reusing the design module.




FIG. 1




FIG. 2




FIG. 3

DECLARATION FOR PATENT APPLICATION

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below adjacent to my name.

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of subject matter (process, machine, manufacture, or composition of matter, or an improvement thereof) that is disclosed and/or claimed and for which a patent is solicited by way of the application entitled

SYSTEM AND METHOD FOR ASSISTING IN THE DEVELOPMENT AND INTEGRATION OF REUSABLE CIRCUIT DESIGNS

which (check)

- ☒ is attached hereto.
☐ and is amended by the Preliminary Amendment attached hereto.
☐ was filed on _____ as Application Serial No. _____.
☐ and was amended on _____ (if applicable).

I hereby state that I have reviewed and understand the contents of the above identified application, including the claims, including portions amended by any amendment referred to above.

I acknowledge the duty to disclose information which is material to the examination of this application in accordance with Title 37, Code of Federal Regulations, § 1.56(a).

I hereby claim foreign priority benefits under title 35, United States Code, § 119 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

Prior Foreign Application(s)			Priority Claimed	
			Yes	No
(Number)	(Country)	(Day/Month/Year Filed)		
(Number)	(Country)	(Day/Month/Year Filed)	Yes	No

I hereby claim the benefit under 35 U.S.C. § 119(e) of any United States provisional application(s) listed below

(Application Number(s))	(Filing Date (MM/DD/YYYY))
-------------------------	----------------------------

I hereby claim the benefit under Title 35, United States Code, § 120 of any United States application(s) listed below and, insofar as any subject matter of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, § 112, I acknowledge the duty to disclose material information as defined in Title 37, Code of Federal Regulations, § 1.56(a) which occurred between the filing date of the prior application(s) and the national or PCT international filing date of this application:

(Application Serial No.)	(Filing Date)	(Status-patented, pending, abandoned)
--------------------------	---------------	---------------------------------------

(Application Serial No.)	(Filing Date)	(Status-patented, pending, abandoned)
--------------------------	---------------	---------------------------------------

I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and to transact all business in the United States Patent and Trademark Office connected herewith:

Edel M. Young (32,451), and Lois D. Cartier (40,941) located at Xilinx, Inc., 2100 Logic Drive, San Jose, California 95124, and

LeRoy D. Maunu (35,274) located at Crawford, PLLC, 333 Washington Avenue N, Suite 5000, Minneapolis, Minnesota 55401.

Address all telephone calls to: Edel M. Young at Telephone No. (408) 879-4969

Address all correspondence to: Edel M. Young
Xilinx, Inc.
2100 Logic Drive
San Jose, California 95124

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Title 18, United States Code, § 1001 and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Full name of sole or first inventor Carol A. Fields

Inventor's signature Carol A. Fields Date February 22, 2000

Residence 18430 Main Boulevard, Los Gatos, CA 95033 Citizenship United States

Post Office Address 18430 Main Boulevard, Los Gatos, CA 95033

Full name second inventor Anthony D. Williams

Inventor's signature [Signature] Date 2/17/00

Residence 144 POTOMAC DR, LOS GATOS, CA 95032
3500 Treetops Circle, San Bruno, CA 94066 Citizenship United Kingdom

Post Office Address 3500 Treetops Circle, San Bruno, CA 94066

PB Box 54149, SAN JOSE, CA 95154-4149

Full name third inventor None

Inventor's signature _____ Date _____

Residence _____ Citizenship _____

Post Office Address _____

Full name fourth inventor None

Inventor's signature _____ Date _____

Residence _____ Citizenship _____

Post Office Address _____

EMY:mom